90 Nanometer

UMC has been shipping customer products based on its 90-nanometer (0.09-um) logic process since March of 2003. Currently, UMC is in volume production for a wide range of 90nm products from multiple customers. UMC’s mature 90nm technology meets a broad range of market sectors, including wireless RF, baseband, high speed graphics, FPGA, and single chip SoC WLAN products.

UMC’s comprehensive SoC solutions for 90nm include a process technology platform that features multiple transistor options, design flows and tools, IP solutions that include URAM and e-fuse, DFM resources, fast yield feedback service, and advanced packaging options.

UMC’s 90-nanometer SoC solution begins with a flexible technology design platform. Customers are able to choose from a variety of process device options optimized for their specific application, such as High Speed or Low Leakage transistors. Technology options can then be implemented including mixed signal/RFCMOS and embedded memories to further customize the process.

90nm Key Features

- **Integrated flows for Logic, Mixed-Signal/RF**
- **1.16 / 0.99um² (SWL) SRAM bit cells**
- **e-Fuse option**
- **Shallow trench isolation**
- **Retrograde twin well (Triple well option)**
- **193nm litho for critical layers**

- **Dual / triple gate dielectric options**
- **70nm min. poly length**
- **Multiple Vt options**
- **CoSi₂ process**
- **Up to 1P9M Cu with low-k / FSG dielectric offerings**
- **BOAC (Bonding Over Active Circuit)**
- **Wire Bond / Flip Chip option**
**Technology to Meet Broad Applications**

UMC 90nm Technology

- **Low Leakage (L90LL)**
  - Portable
  - Wireless

- **Standard Performance (L90SP)**
  - ASIC
  - Consumer
  - Network

- **High Speed (L90G)**
  - Graphics

**90nm Logic/MS/RF Devices**

90nm Logic/MS/RF Technology

- **Core Devices**
  - SP_RVT 1.0V(1.2V)
  - SP_LVT 1.0V(1.2V)
  - SP_HVT 1.0V(1.2V)
  - LL_RVT 1.2V
  - LL_LVT 1.2V
  - LL_HVT 1.2V
  - G_RVT 1.0V(1.2V)
  - G_HVT 1.0V(1.2V)

- **I/O Devices**
  - 1.8V I/O
  - 2.5V I/O
  - 3.3V I/O

- **MS/RF Devices**
  - Native Vt (Thin/Thick Ox.)
  - Bipolar
  - Diodes
  - Resistor
  - MIM/MOM *
  - Varactor *
  - Inductor *
  - Transformer *

SP: Standard Performance  LL: Low Leakage  G: Graphics  *: RF Model Available (LL and SP)

*: Not available for 90G
**Silicon Verified IP Solutions**

UMC offers comprehensive design resources that enable our customers to fully realize the advantages of UMC’s advanced technologies. UMC’s silicon verified fundamental IPs (standard cells, I/Os, and memory compilers) help customers easily migrate their designs to the next process generation to realize significant performance advantages while also reducing die size.

Customers can also leverage application specific IPs that are specialized for all types of mainstream applications such as digital TVs, cellular baseband controllers, digital cameras, and audio players to overcome time-to-market challenges.

**Fundamental IP Support for SoC Designs**

UMC offers comprehensive design resources that support our 90nm process technology. Silicon verified fundamental IPs (standard cells, I/Os, and memory compilers) optimized to UMC technologies are available free-of-charge from several leading vendors. Customers can also leverage application specific IPs for DTV, video/audio, etc. IPs available through UMC are DFM (Design for Manufacturing) compliant for better manufacturability.

<table>
<thead>
<tr>
<th>Library Provider</th>
<th>90nm</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Library</strong></td>
<td>FARADAY</td>
</tr>
<tr>
<td>Standard Cells</td>
<td>SP</td>
</tr>
<tr>
<td>LVT</td>
<td>✓</td>
</tr>
<tr>
<td>RVT</td>
<td>✓</td>
</tr>
<tr>
<td>HVT</td>
<td>✓</td>
</tr>
<tr>
<td>I/O</td>
<td>2.5Vdd</td>
</tr>
<tr>
<td></td>
<td>3.3Vdd</td>
</tr>
<tr>
<td>Single Port SRAM Compiler</td>
<td></td>
</tr>
<tr>
<td>Dual Port SRAM Compiler</td>
<td></td>
</tr>
<tr>
<td>Single Port Register File</td>
<td></td>
</tr>
<tr>
<td>Dual Port Register File</td>
<td></td>
</tr>
<tr>
<td>ROM Compiler</td>
<td></td>
</tr>
</tbody>
</table>

PLL, USB, LVDS, ADC/DAC, Embedded Memory, DDR2

Mobile DDR, PLL, ADC/DAC, LVDS, USB, Embedded Memory

PLL, USB, LVDS, ADC/DAC, Embedded Memory

PLL, USB, LVDS, ADC/DAC, Embedded Memory

PLL, USB, LVDS, ADC/DAC, Embedded Memory
**Low Power Features of Standard Cell Library**

With today’s proliferation of low power applications, lowering energy consumption without sacrificing performance has become a critical concern for designers of power management chips for portable electronics. UMC supports its standard cell library with low power design features, including multiple Vt, clock-gating, level shifter and other features to complement UMC’s complete low power solution.

<table>
<thead>
<tr>
<th>Type</th>
<th>Support Features</th>
<th>Operating Power</th>
<th>Clock Gating &amp; Frequency Scaling</th>
<th>Leakage Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage Island &amp; Scaling</td>
<td>Level Shifters w / Insulator</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power &amp; Timing Model @ 80% of Vdd</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>Clock Gating &amp; Frequency</td>
<td>Clock Gated F/F</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>Scaling</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multi-Vt</td>
<td>Multi-Vt cells</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td>Power Gating</td>
<td>Isolation cells, Retention F/F Headers /</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Footers, etc.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Body Bias</td>
<td>Tapless cells</td>
<td>√</td>
<td>√</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Timing / Power Model</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Low Power Design Support**

- **Front-end design**
  - Low leakage process
  - Power gating
  - Multi Vth
  - Multi VDD
  - Low power synthesis
  - Clock gating
- **Back-end design**
  - Voltage and frequency scaling

- **Leakage Power Saving**
- **Dynamic Power Saving**
**UMC Reference Design Flow**

UMC Reference Design Flow provides a design methodology and flow validated with a “Leon2” design. The flow incorporates 3rd-party EDA vendors’ baseline design flows to address issues such as timing closure, signal integrity, leakage power and design for manufacturability and adopts a hierarchical design approach built upon silicon validated process libraries. UMC Reference Design Flow covers from schematic/RTL coding all the way to GDS-II generation and supports Cadence, Magma, Mentor and Synopsys EDA tools. All of these tools have been correlated to UMC silicon and can be interchanged for added flexibility.

### Features of Design Flow and Vendor Support

UMC works with leading EDA tool companies to provide a verified Reference Design Flow program to ensure the accuracy of customer designs in a proven environment. UMC Reference Design Flow program integrates solutions for digital designs and low power solutions that incorporate the latest DFM resources available from leading third-party providers. Tools can be interchanged for added flexibility.

<table>
<thead>
<tr>
<th>Features of Design Flow</th>
<th>Cadence</th>
<th>Synopsys</th>
<th>Mentor</th>
<th>Springsoft</th>
</tr>
</thead>
<tbody>
<tr>
<td>Functional Logic Simulation</td>
<td>▲</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
</tr>
<tr>
<td>Schematic Entry</td>
<td>▲</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Logic Synthesis</td>
<td>▲</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Static Timing Analysis</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Timing Closure</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Signal Integrity</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Floor Planning</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Physical Synthesis</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Multi-Vt Low Power</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Multi-Vdd Low Power</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Design For Test</td>
<td>▲</td>
<td>▲</td>
<td>▲</td>
<td>-</td>
</tr>
</tbody>
</table>
UMC offers optimal DFM (Design For Manufacturability) solutions to effectively and efficiently address factors that may negatively affect yield and performance for advanced technology designs. UMC’s DFM solutions include advanced process models incorporated in SPICE and extraction decks for predicting random and systematic variations, technology files, DFM-compliant libraries and IP that embrace the intricacies of the fabrication process. Concise DFM recommendation rules are available along with a comprehensive rule-deck runset strategy to fulfill various design requirements.

UMC also offers pre-tapeout Optical Proximity Correction (OPC) and Litho Rule Check (LRC) for custom designs in addition to our standard post-tapeout services that include OPC, Litho Simulation Check (LSC), dummy fill, and metal slotting. At 65nm and below, UMC offers a DFM Design Enablement Kit (DEK) to seamlessly support model-based DFM tools. The DEK has a built-in Graphic User Interface (GUI) for DFM design database setup, and is completed with application notes and qualification reports for design reference.
High Density Embedded Memory Solution - URAM™

To meet the future SoC trend of smaller form factor, higher bandwidth/speed and lower power consumption, UMC has developed its own high density memory solution, URAM, to fulfill market needs. Building on a logic compatible process, URAM adopts trench architecture as the cell capacitor with no new materials required. This backend-transparent structure also minimizes the backend model impact and ensures seamless integration with existing IPs. The macro implements the Error Correction Code (ECC) repair scheme with a byte-write feature to eliminate the need for redundant laser fuse/efuse and enhance the Soft Error Rate (SER). The wide on-chip bus boosts overall system performance. Pin count can be reduced by eliminating I/O devices, which can also lower the power consumption. This enabling technology for SoC is now in production for both Standard Performance (SP) and Low Leakage (LL) platforms.

URAM for Broad Applications

<table>
<thead>
<tr>
<th>Communications</th>
<th>Networking, Wireless</th>
</tr>
</thead>
<tbody>
<tr>
<td>Graphics &amp; Imaging Systems</td>
<td>Frame Buffer for Image Processors</td>
</tr>
<tr>
<td>Storage Devices</td>
<td>Cache Memory</td>
</tr>
</tbody>
</table>

UMC e-Fuse Features

To reduce chip area, achieve better reliability performance, and shorten repair time compared to conventional Al fuse, UMC has developed an e-fuse solution to target the needs of a broad range of applications. The fuse array and complete functional macro are offered to ease the integration process for customers. Both wafer level and package level fuse are supported. Moreover, customers can use e-fuse for the OTP (one time programming) function to save overall costs.

Virtual Inductor Library

UMC has worked with its EDA tool partners to deliver the industry's first parameterized inductor design kit based on full-wave simulation: the Virtual Inductor Library (VIL). The VIL enables RFIC designers to create and simulate custom inductor geometries that are compatible with UMC’s processes. It is built upon UMC’s Electromagnetic Design Methodology (EMDM), which allows engineers to easily and accurately create any RF structure. EMDM gives designers the flexibility to innovate new geometries simply by editing parameters such as diameter, number of turns or width.

The GUI based VIL can be used to simulate all types of RF inductors.
**Virtual Capacitor Library**

UMC and its EDA tool partners have delivered the industry’s first parameterized MOM capacitor design kit based on full-wave simulation: the Virtual Capacitor Library (VCL). The VCL enables RFCMOS designers to create and simulate custom capacitor geometries that are compatible with UMC’s processes. It is built upon UMC’s Electromagnetic Design Methodology (EMDM), which allows engineers to easily and accurately create any RF structure. EMDM gives designers the flexibility to innovate new geometries simply by editing parameters such as number of metal and fingers, arrays, and length of fingers for capacitor.

The GUI based VCL can be used to simulate all types of RF capacitors.

**Virtual Transformer Library**

UMC has also worked with its EDA tool partners to deliver the industry’s first parameterized transformer design kit based on full-wave simulation: the Virtual Transformer Library (VTL). The VTL enables RFCMOS designers to create and simulate custom transformer geometries that are compatible with UMC’s processes. It is built upon UMC’s Electromagnetic Design Methodology (EMDM), which allows engineers to easily and accurately create any RF structure. EMDM gives designers the flexibility to innovate new geometries simply by editing parameters such as primary impedance, secondary impedance, number of turns, mode, and frequency for transformer.

The GUI based VTL can be used to simulate all types of RF transformers.
**MS/RF Design Flow and FDK**

The FDK (Foundry Design Kit) provides IC designers with an automatic design environment. The methodology provides access to circuit-level design and simulation, circuit layout, and layout verification with accurate RF device models. In the front-end, fundamental components of UMC’s MS/RF process are implemented in common design environments and simulation tools. The back-end includes parameterized cells (P Cell), which include a schematic driven layout to provide an automatic and complete design flow. Callback functions are also provided in the design flow to minimize data entry. EDA tools for MS/RF designs are also supported.

**Optimum Inductor Finder (OIF)**

UMC offers the Optimum Inductor Finder (OIF) in the FDK package. The OIF gives designers the ability to quickly access a large library of inductors calibrated to UMC’s silicon. It also allows users to perform inductor optimization through just a few simple steps with the user-friendly interface. For instance, customers can define a desired inductor and make trade-offs between Q-factor and area. The OIF will select a design that best fits the specifications in a matter of seconds.

**Optimum Capacitor Finder (OCF)**

UMC offers the Optimum Capacitor Finder (OCF) in the FDK package. The OCF gives designers the ability to quickly access a large library of capacitors calibrated to UMC’s silicon. It also allows users to perform capacitor optimization through just a few simple steps with the user-friendly interface. For instance, customers can define a desired capacitor and make trade-offs between Q-factor and area. The OCF will select a design that best fits the specifications in a matter of seconds.

**Optimum Transformer Finder (OTF)**

UMC offers the Optimum Transformer Finder (OTF) in the FDK package. The OTF gives designers the ability to quickly access a large library of transformers calibrated to UMC’s silicon. It also allows users to perform transformer optimization through just a few simple steps with the user-friendly interface. For instance, customers can define a desired transformer and make trade-offs between impedance and area. The OTF will select a design that best fits the specifications in a matter of seconds.
**ANALOG DESIGN METHODOLOGY**

**MS/RF Design Flow**

- **Schematic Entry**
  - Composer
  - ADS
  - Laker ADP*

- **Pre-simulation**
  - SpectreRF
  - GoldenGate
  - Laker L3*

- **Hspice/Spectre Models**
  - SpectreRF
  - GoldenGate
  - HSPICE

- **Physical Design**
  - Virtuoso XL
  - ADS
  - Laker L3*

- **Physical Verification (DRC/LVS/RCX)**
  - Assura QRC
  - Calibre Calibre XRC
  - Hercules Star RCXT

**FDK EDA Supported Tools**

- Cadence
- Mentor
- ADS
- Synopsys
- SpringSoft

**Note:** *is available by request

---

**MEMO:**

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________