design solutions
  IP and Design Methodology
  IP
  Design Methodology
 
  Foundry Design Kit
 
  Reference Design Flows
 
  Design Verification
 
  Design for Manufacturing
 
  Low Power Solution
  Silicon Shuttle
  Process Technologies
  World Class Manufacturing
  Test Services/
Package Solutions
  Design Support Manuals
 
 
Silicon Shuttle Program

 

Silicon Verification

Early silicon verification of your prototype designs is the key to bringing your product to market ahead of the competition. However, running test silicon for today's leading-edge technologies can be prohibitively expensive. UMC's Silicon Shuttle provides a cost-effective means for you to verify your designs, prototypes, and IP in UMC silicon. The program allows separate "seats" to be purchased on the same Silicon Shuttle test wafer, allowing customers to split the overall mask cost among multiple parties to reduce cost-per-customer to a fraction of the total.

 
2012 Shuttle Schedule
2012 Shuttle Plan
Technology
Jan
Feb
Mar
Apr
May
Jun
Jul
Aug
Sep
Oct
Nov
Dec
28nm
              
V
        
40nm
  
V
    
V
V
    
V
  
V
  
65nm
  
V
V
  
V
V
  
V
V
  
V
V
90nm
        
V
      
V
    
V
0.13um/0.11um
  
V
V
  
V
  
V
V
V
  
V
  
0.15um
  
V
  
V
  
V
  
V
  
V
  
V
0.18um
  
V
V
  
V
V
V
V
V
  
V
  
0.25um
      
V
          
V
    
0.35um
  
V
  
V
  
V
  
V
  
V
  
V
0.5um/0.6um
  
V
    
V
    
V
    
V
  
Remarks:
1. Tick (V) inmdicates a shuttle will be launched regularly if the minimum number of paid seats has been achieved. Otherwise, any adjustments
2. Please contact your UMC sales representatives for shuttle run detailing.
 
Please refer to MyUMC for the latest shuttle Schedule.